

5

CLAIMS

I claim:

- 1 1. A circuit providing constant average current, said circuit comprising:
2 a full-wave bridge rectifier providing a rectified DC power output;
3 a micro-controller for monitoring a component of said rectified DC
4 power, evaluating said monitored component and providing an output signal in
5 response to said evaluation of said monitored component;
6 an output switch operating in response to said output signal for
7 selectively providing said rectified DC power at a constant average current to
8 an electrical device connected electrically in series with said full-wave bridge
9 rectifier and said output switch.
- 10 2. The circuit of claim 1, wherein said monitored component of the
1 rectified DC power is the voltage.
2
3 3. The circuit of claim 1, wherein said monitored component is
2 evaluated with respect to a setpoint measured in volt-seconds.
3
4 4. The circuit of claim 1, wherein said constant average current is
2 obtained by applying constant volt-seconds to said electrical device.
3
5 5. The circuit of claim 1, wherein said monitoring, evaluating and
2 providing said output signal are concurrent operations initiated by a trigger.
3
6 6. The circuit of claim 5, wherein said trigger is a regularly spaced
2 event determined by said micro-controller.
3
7 7. An open loop voltage sag compensator circuit comprising:
2 a full-wave bridge rectifier providing a rectified DC power output;
3 a micro-controller for monitoring a component of said rectified DC
4 power at evenly spaced intervals, evaluating said monitored component with
5 respect to a setpoint and providing an output signal in response to said

6 evaluation of said monitored component;
7 an output switch operating in response to said output signal for
8 selectively providing said rectified DC power at a constant average current to
9 an electrical device connected electrically in series with said full-wave bridge
10 rectifier and said output switch.

11

1 8. The voltage sag compensation circuit of claim 7, wherein said
2 monitored component of the rectified DC power is the voltage.
3

1 9. The voltage sag compensation circuit of claim 7, wherein said
2 setpoint is measured in volt-seconds.
3

1 10. The voltage sag compensation circuit of claim 7, wherein said
2 constant average current is obtained by applying constant volt-seconds to
3 said electrical device.
4

1 11. The voltage sag compensation circuit of claim 7, wherein said
2 monitoring, evaluating and providing said output signal are concurrent
3 operations initiated by a trigger and occurring during a trigger period.
4

1 12. The voltage sag compensation circuit of claim 11, wherein said
2 trigger is a regularly spaced event determined by said micro-controller and
3 said trigger period is the interval between triggers.
4

1 13. The voltage sag compensation circuit of claim 12, wherein said
2 setpoint is determined by said trigger period and a particular electrical current
3 level required to maintain said electrical device in a desired operating
4 condition.
5

1 14. The voltage sag compensation circuit of claim 7, wherein said
2 micro-controller continuously evaluates said monitored component with
3 respect to a dropout setpoint.
4

1 15. The voltage sag compensation circuit of claim 14, wherein said
2 micro-controller initiates an output signal placing said electrical device in a
3 dropout condition and enters a sleep mode for a predetermined period of time
4 if said monitored component drops below said dropout setpoint.
5

1 16. The voltage sag compensation circuit of claim 15, wherein said
2 micro-controller wakes up after said predetermined period of time and if said
3 monitored component is above said dropout setpoint initiates said evaluating
4 of said monitored component with respect to said setpoint and providing said
5 output signal to said output switch for providing said constant average current
6 to said electrical device.
7

1 17. The voltage sag compensation circuit of claim 15, wherein said
2 micro-controller wakes up after said predetermined period of time and if said
3 monitored component is below said dropout setpoint terminates further
4 monitoring of said monitored component thereby maintaining said electrical
5 device in said dropout condition.
6

1 18. A Finite State Machine control circuit for controlling an inductive
2 load during a voltage sag event, said Finite State Machine comprising:
3 a pull-in state wherein an output of said Finite State Machine is ON,
4 said control circuit, receiving voltage from a rectified DC power source,
5 providing a pull-in current sufficient to initiate an inductive load into a pull-in
6 condition;
7 a wait for trigger state wherein said output of said Finite State Machine
8 is OFF, said control circuit, receiving voltage from said rectified DC power
9 source, not providing current to said inductive load, said inductive load being
10 in a holding condition;
11 an apply volt-seconds state wherein said output of said Finite State
12 Machine is ON, said control circuit, receiving voltage from said rectified DC
13 power source, providing a constant average current sufficient to maintain said
14 inductive load in said holding condition during a normal voltage condition of
15 said rectified DC power source and during a voltage sag in said rectified DC

16 power source; and

17 a dropout state wherein said output of said Finite State Machine is
18 OFF, said control circuit terminating current to said inductive load when said
19 voltage sage in said rectified DC power source reaches a predetermined sag
20 level for a predetermined time, thereby causing said inductive load to enter a
21 dropout condition.

22

1 19. The Finite State Machine control circuit of claim 18 wherein said
2 wait for trigger state and said apply volt-seconds state operate as a loop to
3 maintain said constant average current at a level sufficient to maintain said
4 inductive load in said holding condition by applying constant volt-seconds to
5 said inductive load.

6

1 20. The Finite State Machine control circuit of claim 18 wherein said
2 predetermined time is sufficient to ensure that current flow in said inductive
3 load has stopped.

4

AUG 25 2009 10:22 AM
USPTO - DOCUMENT FILING SYSTEM
SEARCHED
INDEXED
MAILED